Skip to Main content Skip to Navigation
Conference papers

An efficient on-chip configuration infrastructure for a flexible multi-ASIP turbo decoder architecture

Vianney Lapotre 1 Hübner Michael 2 Guy Gogniat 1 Purushotham Murugappa Velayuthan 3 Amer Baghdadi 4, 3 Jean-Philippe Diguet 1
1 Lab-STICC_UBS_CACS_MOCS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
4 Lab-STICC_TB_CACS_IAS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
Abstract : Dynamic reconfiguration of multiprocessor platforms is an important challenge for System-on-Chip designers. Addressing this issue is mandatory in order to manage the increasing number of applications and execution conditions that multiprocessor platforms have to face. In this paper, a novel configuration infrastructure for the UDec multi-ASIP turbo decoder architecture is presented. Our approach leads to split the interconnection architecture in two subsets, one dedicated for data and another dedicated for configuration. Indeed both types of communication do not have the same requirements. Our novel configuration infrastructure, which proposes an area efficient and low latency solution, has been validated through a two-step approach. First a SystemC/VHDL mixed simulation model has been developed to perform an early performance evaluation, second a hardware FPGA prototype has been built. Results show that up to 64 processing elements can be dynamically configured in 5.352 µs.
Complete list of metadata

https://hal.archives-ouvertes.fr/hal-00873978
Contributor : Bibliothèque Télécom Bretagne <>
Submitted on : Tuesday, March 9, 2021 - 2:51:58 PM
Last modification on : Monday, May 17, 2021 - 11:24:05 AM

File

ReCoSoC_final.pdf
Files produced by the author(s)

Identifiers

Citation

Vianney Lapotre, Hübner Michael, Guy Gogniat, Purushotham Murugappa Velayuthan, Amer Baghdadi, et al.. An efficient on-chip configuration infrastructure for a flexible multi-ASIP turbo decoder architecture. ReCoSoC 2013 : 8th IEEE International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, Jul 2013, Darmstadt, Germany. ⟨10.1109/ReCoSoC.2013.6581518⟩. ⟨hal-00873978⟩

Share

Metrics

Record views

3656

Files downloads

68